



(11) **EP 0 907 206 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
04.03.2009 Bulletin 2009/10

(51) Int Cl.:
H01L 23/48^(2006.01) H01L 21/768^(2006.01)

(21) Application number: **98118519.2**

(22) Date of filing: **30.09.1998**

(54) **Fabrication method for a substrate through-contact**

Herstellungsverfahren für ein Substratdurchkontakt

Procédé de fabrication d'un contact à travers un substrat

(84) Designated Contracting States:
DE FI FR GB IT NL SE

(30) Priority: **01.10.1997 JP 26848697**
30.06.1998 JP 18376598

(43) Date of publication of application:
07.04.1999 Bulletin 1999/14

(73) Proprietor: **Panasonic Corporation**
Kadoma-shi
Osaka 571-8501 (JP)

(72) Inventors:
• **Furukawa, Hidetoshi**
Suita-shi,
Osaka 565-0803 (JP)
• **Noma, Atsushi**
Takatsuki-shi,
Osaka 569-1193 (JP)
• **Tanaka, Tsuyoshi**
Neyagawa-shi,
Osaka 572-0037 (JP)

- **Ishida, Hidetoshi**
Kyoto-shi,
Kyoto 601-8202 (JP)
- **Ueda, Daisuke**
Ibaraki-shi,
Osaka 567-0046 (JP)

(74) Representative: **Grünecker, Kinkeldey,**
Stockmair & Schwanhäusser
Anwaltssozietät
Leopoldstrasse 4
80802 München (DE)

(56) References cited:
EP-A- 0 693 778 US-A- 5 243 498
US-A- 5 488 253 US-A- 5 646 067

- **GULDAN A ET AL: "METHOD FOR PRODUCING VIA-CONNECTIONS IN SEMICONDUCTOR WAFERS USING A COMBINATION OF PLASMA AND CHEMICAL ETCHING" IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. ED-30, no. 10, October 1983, page 1402/1403 XP002048887**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

BACKGROUND OF THE INVENTION

[0001] The present invention relates to an electronic device used for a mobile communication unit or the like in the field of information/telecommunication technology and a method for fabricating the same.

[0002] In recent years, demand for various types of mobile communication units such as cellular phones and personal handy phone systems (PHS) has tremendously increased. In order to catch up with such rapidly increasing demand, the frequencies applied to these mobile communication units have exceeded the MHz bands to reach the GHz bands. In a frequency converter or a signal amplifier for the receiver or transmitter section of such a mobile communication unit, a gallium arsenide (GaAs) field effect transistor (FET), which can operate with high gain, low distortion and small current even in a high frequency region, is widely used.

[0003] A large number of GaAs FETs are formed on a semi-insulating substrate made of GaAs. Then, during mounting, the substrate is divided by dicing into respective chips. Each of the divided chips is mounted on a lead frame. Thereafter, the electrodes of each GaAs FET are electrically connected to the lead frame via an Au wire.

[0004] However, if an FET having such a structure is operated in a high frequency region, then the gain of the FET adversely decreases, because the Au wire contributes to the formation of parasitic inductance.

[0005] Thus, in order to solve this problem, a method for electrically connecting the electrodes of an FET formed on a GaAs substrate to a lead frame through a conductor layer filled in a via hole formed in the GaAs substrate is suggested in Japanese Laid-Open Publication No. 6-5880, for example. In accordance with this method, the distance between the electrodes of the FET and the lead frame to be connected thereto can be shortened compared with connecting the electrodes to the lead frame via an Au wire. As a result, the parasitic inductance can be considerably reduced and the decrease in gain of the FET can be prevented.

[0006] Hereinafter, a conventional method for fabricating an electronic device having a via hole as disclosed in Japanese Laid-Open Publication No. 6-5880 will be described with reference to Figures 12(a) through 12(d).

[0007] First, as shown in Figure 12(a), an FET, including an active layer 12, a source electrode 13, a drain electrode 14 and a gate electrode 15, is formed on the principal surface of a substrate 11 made of GaAs and having a thickness of 600 μm . Then, as shown in Figure 12(b), the back surface of the substrate 11 is polished to have the thickness thereof reduced to several tens to one hundred and several tens μm .

[0008] Next, as shown in Figure 12(c), an etching mask 16 having an opening 16a at a site corresponding to the source electrode 13 is formed on the back surface of the substrate 11, and the substrate 11 is etched using this

mask 16, thereby forming a via hole 17 in the substrate 11 so as to reach the back surface of the source electrode 13.

[0009] Subsequently, as shown in Figure 12(d), the etching mask 16 is removed, and a plating undercoat layer 18 is formed over the entire back surface of the substrate 11 as well as the wall and bottom surfaces of the via hole 17. Then, a metal electrode 19 is formed over the plating undercoat layer 18 by electroplating technique such that the via hole 17 is filled in with the metal electrode 19. In this manner, an electronic device, which includes the substrate 11 with a reduced thickness and in which the source electrode 13 is electrically connected to the metal electrode 19, can be obtained. It is noted that the plating undercoat layer 18 improves the adhesion of the metal electrode 19 to the substrate 11.

[0010] However, in accordance with this conventional method for fabricating an electronic device, since the via hole 17 is formed by etching the thinned substrate 11 using the etching mask 16, the substrate 11 is likely to crack. The reason is as follows. In order to form the via hole 17, the thinned substrate 11 must be transported to an apparatus for forming the etching mask 16 and then to an apparatus for etching the substrate 11. That is to say, since the substrate 11, which has the mechanical strength thereof decreased because of the reduction in thickness thereof, should be transported to these apparatuses, the substrate 11 is more likely to crack during the transportation. Thus, in accordance with the conventional method for fabricating an electronic device, the production yield adversely decreases.

[0011] Also, in order to form the via hole 17 in the substrate 11, the etching mask 16 having the opening 16a at the site corresponding to the source electrode 13 should be formed over the back surface of the substrate 11. Accordingly, during this process step, the position of the source electrode 13 formed on the principal surface of the substrate 11 should be aligned with the position of the opening 16a of the etching mask 16 formed on the back surface of the substrate 11. However, in order to align the position of the source electrode 13 on the principal surface of the substrate 11 with the position of the opening 16a of the etching mask 16 on the back surface thereof, a special aligner must be used. In addition, the process step required is adversely complicated and difficult.

[0012] Each of documents EP 0 693 778, US 5 488 253 and US 5 646 067 discloses methods for fabricating electronic devices having via holes.

SUMMARY OF THE INVENTION

[0013] In view of the above-described problems, the objects of the present invention are to prevent a decrease in production yield because of cracking of a substrate during the transportation step for forming a via hole in the substrate, and to eliminate a complicated alignment step conventionally required for forming a via hole in the

substrate.

[0014] In order to accomplish these objects, a method according to claim 1 is provided. A first method for fabricating an electronic device includes the steps of: a) forming a via hole in the principal surface of a substrate, the via hole having a bottom; b) forming a conductor layer at least over a sidewall of the via hole; and c) thinning the substrate by removing a portion of the substrate such that the conductor layer is exposed, the portion of the substrate being opposite to another portion of the substrate in which the via hole is formed.

[0015] In accordance with the first method for fabricating an electronic device, a via hole having a bottom is formed in the principal surface of a substrate, a conductor layer is formed at least over a sidewall of the via hole, and then the substrate is thinned by removing a portion of the substrate opposite to another portion of the substrate in which the via hole is formed such that the conductor layer is exposed. Thus, the steps of forming the via hole in the substrate and forming the conductor layer in the via hole can be performed on a substrate that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, the step of transporting a thinned substrate to an apparatus for forming a via hole or to an apparatus for forming a conductor layer need not be performed. As a result, it is possible to prevent the substrate from cracking during the transportation of the substrate to these apparatuses and the production yield of the electronic device can be increased as compared with a conventional method.

[0016] In addition, no etching mask for forming a via hole needs to be formed over the back surface opposite to the principal surface of the substrate. Thus, a complicated alignment step using a special aligner, which has been required by a conventional method for aligning the position of an opening of the etching mask formed on the back surface of the substrate with the position of an electrode layer formed on the principal surface of the substrate, is no longer necessary.

[0017] In one embodiment, the method preferably further includes, prior to the step a), the step of d) forming an electrode layer on the principal surface of the substrate, the electrode layer having a through hole over a region where the via hole is to be formed. The step a) preferably includes the steps of: forming an etching mask over the principal surface of the substrate as well as over the electrode layer, the etching mask having an opening over the region where the via hole is to be formed; and etching the substrate using the etching mask to form the via hole.

[0018] In such an embodiment, an electrode layer having a via hole is formed over a region where the via hole is to be formed, the via hole is formed by etching the substrate using an etching mask having an opening over the region where the via hole is to be formed, and then a conductor layer is formed at least over a sidewall of the via hole. Thus, an interconnection layer connecting the electrode layer to the conductor layer is no longer nec-

essary. As a result, the number of required process steps can be reduced.

[0019] In another embodiment, the step b) preferably includes the step of filling in the via hole with the conductor layer. In such an embodiment, the electrode layer formed on the principal surface of the substrate can be connected to the conductor layer with more certainty.

[0020] In still another embodiment, the step b) preferably includes the step of forming the conductor layer by electron beam evaporation technique such that the conductor layer includes a sidewall portion and a bottom portion and has a recess at the center thereof. In such an embodiment, the conductor layer can be formed in a short period of time.

[0021] In this case, the step c) preferably includes the step of removing the portion of the substrate opposite to the portion of the substrate in which the via hole is formed such that the bottom portion of the conductor layer is left.

[0022] If the bottom portion of the conductor layer is left in this manner, then the contact area between an electrode layer formed on the back surface opposite to the principal surface of substrate and the conductor layer becomes large. As a result, contact resistance between the electrode layer on the back surface and the conductor layer can be reduced.

[0023] In still another embodiment, the step b) preferably includes the steps of forming a plating undercoat layer over the sidewall of the via hole and filling in the inside of the plating undercoat layer with the conductor layer.

[0024] In such an embodiment, a metal, which is usually hard to be directly plated over the substrate, can be used as a material for the conductor layer. Accordingly, it is possible to broaden the range from which a material for forming the conductor layer is selected.

[0025] In still another embodiment, the substrate is preferably a semi-insulating substrate made of a Group III-V compound such as gallium arsenide and indium phosphide.

[0026] In general, a semi-insulating substrate made of a Group III-V compound easily cracks by nature. In accordance with the first method for fabricating an electronic device, however, even when such an easily cracking semi-insulating substrate made of a Group III-V compound is used, the substrate can be thinned without making the substrate crack.

[0027] A second method for fabricating an electronic device includes the steps of: a) forming an electrode layer on the principal surface of a substrate; b) forming a first plating undercoat layer over the entire principal surface of the substrate; c) depositing an insulator film over the first plating undercoat layer, the insulator film having an opening over a region where a via hole is to be formed, a surrounding region thereof and at least part of the electrode layer; d) forming an etching mask over the first plating undercoat layer and the insulator film, the etching mask having an opening over the region where the via hole is to be formed; e) forming the via hole having a

bottom through the first plating undercoat layer and in the substrate by etching the substrate using the etching mask; f) forming a second plating undercoat layer over the etching mask as well as over the inside of the via hole; g) leaving the second plating undercoat layer inside the via hole by lifting off the second plating undercoat layer and the etching mask; h) forming a metal layer to cover the opening of the insulator film as well as the inside of the via hole by plating the first and second plating undercoat layers with a metal using the insulator film as a mask; and i) thinning the substrate by removing a portion of the substrate opposite to another portion of the substrate in which the via hole is formed such that the metal layer is exposed.

[0028] In accordance with the second method for fabricating an electronic device, the steps of forming the via hole in the substrate and forming the conductor layer in the via hole can be performed on a substrate that has not been thinned yet and thus still retains a sufficient mechanical strength, as in the first method for fabricating an electronic device. Accordingly, the step of transporting a thinned substrate to an apparatus for forming a via hole or to an apparatus for forming a conductor layer need not be performed. As a result, it is possible to prevent the substrate from cracking during the transportation of the substrate to these apparatuses and the production yield of the electronic device can be increased as compared with a conventional method.

[0029] In addition, no etching mask for forming a via hole needs to be formed over the back surface opposite to the principal surface of the substrate. Thus, a complicated alignment step using a special aligner, which has been required by a conventional method for aligning the position of an opening of the etching mask formed on the back surface of the substrate with the position of an electrode layer formed on the principal surface of the substrate, is no longer necessary.

[0030] In particular, in accordance with the second method for fabricating an electronic device, metal plating is performed by using, as a mask, an insulator film having an opening over a region where a via hole is formed, a surrounding region thereof and at least part of the electrode layer, thereby forming a metal layer to cover the opening of the insulator film as well as the inside of the via hole. Thus, since the metal film connected to the electrode layer formed on the principal surface of the substrate reaches the region surrounding the region where the via hole is formed, the electrical characteristics of the electronic device can be tested by connecting a tester electrode to the metal film reaching the surrounding region. Accordingly, the electrical characteristics of the electronic device already including the via hole can be performed while the substrate has not been thinned yet and thus still retains a sufficient mechanical strength. Moreover, the substrate of an electronic device having defective electrical characteristics is not thinned in vain.

[0031] In one embodiment, the step h) preferably includes the step of forming the metal layer in such a shape

as including a sidewall portion and a bottom portion and has a recess at the center thereof. The step i) preferably includes the step of removing the portion of the substrate opposite to the portion of the substrate in which the via hole is formed such that the bottom portion of the metal layer is left.

[0032] In such an embodiment, the contact area between an electrode layer formed on the back surface opposite to the principal surface of the substrate and the conductor layer becomes large. As a result, contact resistance between the electrode layer on the back surface and the conductor layer can be reduced.

[0033] A first electronic device includes: an electrode layer formed on a substrate; a via hole formed in the vicinity of the electrode layer in the substrate; and a conductor layer formed at least over a sidewall of the via hole and electrically connected to the electrode layer. The via hole has a cross-sectional shape, at least part of which has an interior angle equal to or larger than 180 degrees.

[0034] In the first electronic device, at least part of the cross section of the via hole has an interior angle equal to or larger than 180 degrees. Thus, the contact area between the conductor layer formed at least over the sidewall of the via hole and the substrate is larger. As a result, the adhesion between the conductor layer and the substrate increases and the conductor layer is less likely to peel off the substrate.

[0035] A second electronic device includes: an electrode layer formed on a substrate; a via hole formed in the vicinity of the electrode layer in the substrate; and a conductor layer formed at least over a sidewall of the via hole and electrically connected to the electrode layer. The conductor layer has an area with which a probe needle is able to make electrical contact.

[0036] In the second electronic device, the conductor layer has an area with which a probe needle is able to make electrical contact. Thus, the electrical characteristics of the electronic device can be tested by connecting a probe needle to an exposed part of the conductor layer on the back surface of the substrate. Since the electrical characteristics of the electronic device can be tested before a metal electrode is formed on the back surface of the substrate, the metal electrode is not formed in vain for an electronic device having defective electrical characteristics.

BRIEF DESCRIPTION OF THE DRAWINGS

[0037]

Figures **1(a)** through **1(f)** are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the first embodiment.

Figures **2(a)** through **2(f)** are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the second embodiment.

Figures 3(a) through 3(f) are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the third embodiment.

Figures 4(a) through 4(f) are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the fourth embodiment.

Figures 5(a) through 5(f) are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the fifth embodiment.

Figures 6(a) through 6(c) are plan views illustrating various types of etching masks usable for fabricating an electronic device in the fifth embodiment.

Figures 7(a) through 7(f) are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the sixth embodiment.

Figures 8(a) through 8(e) are cross-sectional views illustrating the respective process steps for fabricating an electronic device in the seventh embodiment.

Figures 9(a) through 9(c) are cross-sectional views illustrating the first half of the process steps for fabricating an electronic device in the eighth embodiment.

Figures 10(a) through 10(c) are cross-sectional views illustrating the second half of the process steps for fabricating an electronic device in the eighth embodiment.

Figure 11(a) is cross-sectional view of an electronic device formed in accordance with the method for fabricating an electronic device of the eighth embodiment; and

Figure 11(b) is a plan view of the electronic device formed in accordance with the method for fabricating an electronic device of the eighth embodiment.

Figures 12(a) through 12(d) are cross-sectional view illustrating a conventional method for fabricating an electronic device.

DETAILED DESCRIPTION OF THE INVENTION

EMBODIMENT 1

[0038] Hereinafter, a method for fabricating an electronic device in the first embodiment will be described with reference to Figures 1(a) through 1(f).

[0039] First, as shown in Figure 1(a), arsenic ions are selectively implanted into the principal surface portion of a substrate 101 made of GaAs and having a thickness of 150 μm by using a resist mask. Then, heat treatment

is conducted to activate the impurity, thereby forming an active layer 102 having a thickness of 0.2 μm . Thereafter, a first resist mask, having openings over respective regions where source/drain electrodes are to be formed, is formed over the active layer 102. Then, an alloy film of gold and germanium and a gold film are sequentially deposited over the first resist mask and the first resist mask is lifted off, thereby forming source/drain electrodes 103 and 104 to be in ohmic contact with the active layer 102. Also, a second resist mask, having an opening over a region where a gate electrode is to be formed, is formed over the active layer 102. Then, a titanium film having a thickness of 0.05 μm and an aluminum film having a thickness of 0.5 μm are sequentially deposited over the second resist mask and the second resist mask is lifted off, thereby forming a gate electrode 105 to be in Schottky contact with the active layer 102. In this manner, an FET including the active layer 102, the source electrode 103, the drain electrode 104 and the gate electrode 105 is obtained. It is noted that the gap between the source electrode 103 and the gate electrode 105 and the gap between the drain electrode 104 and the gate electrode 105 are both 1 μm .

[0040] Next, as shown in Figure 1(b), an etching mask 106 having an opening 106a over a region where a via hole is to be formed and having a thickness of 20 μm is formed over the principal surface of the substrate 101. Then, the substrate 101 is etched using the etching mask 106, thereby forming a via hole 107 having a depth of 200 μm and a bottom in the substrate 101. One side of the via hole 107 is 20 μm long.

[0041] Subsequently, as shown in Figure 1(c), a conductor layer 108, made of platinum, for example, is filled in the via hole 107 in accordance with electroless plating technique or the like and then the etching mask 106 is removed.

[0042] Then, as shown in Figure 1(d), the source electrode 103 is connected to the conductor layer 108 in accordance with known lithography technique and an interconnection layer 109 made of gold and having a thickness of 0.5 μm is formed.

[0043] Thereafter, as shown in Figure 1(e), the back surface portion of the substrate 101 (opposite to the portion where the via hole 107 is formed) is removed such that the conductor layer 108 is exposed, thereby thinning the substrate 101.

[0044] Finally, as shown in Figure 1(f), a metal electrode 110, made of gold, is deposited over the entire back surface of the substrate 101. As a result, the interconnection layer 109 connected to the source electrode 103 is electrically connected to the metal electrode 110 by way of the conductor layer 108 filled in the via hole 107.

[0045] In the first embodiment, the steps of forming the via hole 107 in the substrate 101 and filling in the via hole 107 with the conductor layer 108 can be performed on the substrate 101 that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while

the substrate **101** thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0046] In addition, no etching mask for forming the via hole **107** needs to be formed over the back surface of the substrate **101**. Thus, a complicated alignment step using a special aligner, which has been required by a conventional method for aligning the position of an opening of an etching mask formed on the back surface of the substrate **101** with the position of the source electrode **103** formed on the principal surface of the substrate **101**, is no longer necessary.

EMBODIMENT 2

[0047] Hereinafter, a method for fabricating an electronic device in the second embodiment will be described with reference to Figures **2(a)** through **2(f)**.

[0048] First, as shown in Figure **2(a)**, arsenic ions are selectively implanted into the principal surface portion of a substrate **201** made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer **202** having a thickness of 0.2 μm . Thereafter, source/drain electrodes **203** and **204** in ohmic contact with the active layer **202** and a gate electrode **205** in Schottky contact with the active layer **202** are formed in the same way as in the first embodiment. In this manner, an FET including the active layer **202**, the source electrode **203**, the drain electrode **204** and the gate electrode **205** is obtained.

[0049] In the second embodiment, the source electrode **203** is formed to extend in the direction away from the gate electrode **205** and has an opening **203a** over a region where a via hole is to be formed, unlike the source electrode **103** of the first embodiment. One side of the opening **203a** is 20 μm long.

[0050] Next, as shown in Figure **2(b)**, an etching mask **206** having an opening **206a**, which communicates with the opening **203a** of the source electrode **203**, and having a thickness of 20 μm is formed over the principal surface of the substrate **201**.

[0051] Then, as shown in Figure **2(c)**, the substrate **201** is etched using the etching mask **206**, thereby forming a via hole **207** having a depth of 200 μm and a bottom and communicating with the opening **203a** of the source electrode **203** in the substrate **201**. One side of the via hole **207** is 20 μm long.

[0052] Subsequently, as shown in Figure **2(d)**, a conductor layer **208**, made of platinum, for example, is filled in the via hole **207** by electroless plating technique, and the etching mask **206** is removed.

[0053] Then, as shown in Figure **2(e)**, the back surface portion of the substrate **201** (opposite to the portion where the via hole **207** is formed) is removed such that the conductor layer **208** is exposed, thereby thinning the substrate **201**.

[0054] Finally, as shown in Figure **2(f)**, a metal elec-

trode **209**, made of gold, is deposited over the entire back surface of the substrate **201**. As a result, the source electrode **203** is electrically connected to the metal electrode **209** by way of the conductor layer **208** filled in the via hole **207**.

[0055] In the second embodiment, the steps of forming the via hole **207** in the substrate **201** and filling in the via hole **207** with the conductor layer **208** can be performed on the substrate **201** that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate **201** thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0056] In addition, no etching mask for forming the via hole **207** needs to be formed over the back surface of the substrate **201**. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the source electrode on the principal surface is no longer necessary.

[0057] Moreover, the source electrode **203** can be connected to the metal electrode **209** by filling in the opening **203a** of the source electrode **203** and the via hole **207** with the conductor layer **208**. Thus, in the second embodiment, the interconnection layer **109**, which is required in the first embodiment for connecting the source electrode **103** to the conductor layer **108**, is not necessary. Accordingly, the process can be simplified as compared with the first embodiment.

EMBODIMENT 3

[0058] Hereinafter, a method for fabricating an electronic device in the third embodiment will be described with reference to Figures **3(a)** through **3(f)**.

[0059] First, as shown in Figure **3(a)**, arsenic ions are selectively implanted into the principal surface portion of a substrate **301** made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer **302** having a thickness of 0.2 μm . Thereafter, source/drain electrodes **303** and **304** in ohmic contact with the active layer **302** and a gate electrode **305** in Schottky contact with the active layer **302** are formed in the same way as in the first embodiment. In this manner, an FET including the active layer **302**, the source electrode **303**, the drain electrode **304** and the gate electrode **305** is obtained.

[0060] In the third embodiment, the source electrode **303** is formed to extend in the direction away from the gate electrode **305** and has an opening **303a** over a region where a via hole is to be formed, as in the second embodiment.

[0061] Next, as shown in Figure **3(b)**, an etching mask **306** having an opening **306a**, which communicates with the opening **303a** of the source electrode **303**, and having

a thickness of 20 μm is formed over the principal surface of the substrate **301**. Then, the substrate **301** is etched using the etching mask **306**, thereby forming a via hole **307** having a depth of 200 μm and a bottom and communicating with the opening **303a** of the source electrode **303** in the substrate **301**. One side of the via hole **307** is 20 μm long.

[0062] Then, as shown in Figure **3(c)**, electron beams are irradiated at a tilt angle with the etching mask **306** left, thereby forming a plating undercoat layer **308**, made of iridium and having a thickness of 10 nm, over the sidewalls and bottom of the via hole **307**. Thereafter, the etching mask **306** is lifted off, thereby leaving the plating undercoat layer **308** only over the sidewalls and bottom of the via hole **307**.

[0063] Subsequently, as shown in Figure **3(d)**, a conductor layer **309**, made of platinum, for example, is filled in the plating undercoat layer **308** by electroless plating technique.

[0064] Then, as shown in Figure **3(e)**, the back surface portion of the substrate **301** (opposite to the portion where the via hole **307** is formed) is removed such that the conductor layer **309** is exposed, thereby thinning the substrate **301**.

[0065] Finally, as shown in Figure **3(f)**, a metal electrode **310**, made of gold, is deposited over the entire back surface of the substrate **301**. As a result, the source electrode **303** is electrically connected to the metal electrode **310** by way of the plating undercoat layer **308** and the conductor layer **309** formed in the via hole **307**.

[0066] In the third embodiment, the steps of forming the via hole **307** in the substrate **301** and filling in the via hole **307** with the conductor layer **309** can be performed on the substrate **301** that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate **301** thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0067] In addition, no etching mask for forming the via hole **307** needs to be formed over the back surface of the substrate **301**. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface is no longer necessary.

[0068] Moreover, the source electrode **303** can be connected to the metal electrode **310** by filling in the opening **303a** of the source electrode **303** and the via hole **307** with the conductor layer **309**. Thus, in the third embodiment, the interconnection layer **109**, which is required in the first embodiment for connecting the source electrode **103** to the conductor layer **108**, is not necessary. Accordingly, the process can be simplified as compared with the first embodiment.

[0069] Furthermore, the plating undercoat metal layer

308 is formed over the sidewalls and bottom of the via hole **307** and then the plating undercoat layer **308** is filled in with the conductor layer **309** by electroless plating technique. Thus, the conductor layer may be made of a metal (e.g., gold) that is usually hard to be directly plated over the substrate **301**.

[0070] In the third embodiment, the conductor layer **309** is formed by electroless plating technique. Alternatively, the conductor layer **309** may be formed by any other plating technique or evaporation technique.

EMBODIMENT 4

[0071] Hereinafter, a method for fabricating an electronic device in the fourth embodiment will be described with reference to Figures **4(a)** through **4(f)**.

[0072] First, as shown in Figure **4(a)**, arsenic ions are selectively implanted into the principal surface portion of a substrate **401** made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer **402** having a thickness of 0.2 μm . Thereafter, source/drain electrodes **403** and **404** in ohmic contact with the active layer **402** and a gate electrode **405** in Schottky contact with the active layer **402** are formed in the same way as in the first embodiment. In this manner, an FET including the active layer **402**, the source electrode **403**, the drain electrode **404** and the gate electrode **405** is obtained.

[0073] In the fourth embodiment, the source electrode **403** is formed to extend in the direction away from the gate electrode **405** and has an opening **403a** over a region where a via hole is to be formed, unlike the source electrode **103** of the first embodiment.

[0074] Next, as shown in Figure **4(b)**, an etching mask **406** having an opening **406a**, which communicates with the opening **403a** of the source electrode **403**, and having a thickness of 20 μm is formed over the principal surface of the substrate **401**. Then, the substrate **401** is etched using the etching mask **406**, thereby forming a via hole **407** having a depth of 200 μm and a bottom and communicating with the opening **403a** of the source electrode **403** in the substrate **401**. One side of the via hole **407** is 20 μm long.

[0075] Then, as shown in Figure **4(c)**, a suspension, in which metal particles of platinum are turned into sol in the presence of an organic solvent, is applied over the entire surface of the substrate **401** as well as the inside of the via hole **407**. Thereafter, the suspension is dried and the organic solvent is evaporated, thereby forming a metal particle layer **408** inside the via hole **407** and over the etching mask **406**.

[0076] Then, as shown in Figure **4(d)**, the etching mask **406** and a part of the metal particle layer **408** existing over the etching mask **406** are lifted off and removed. And the remaining part of the metal particle layer **408** is sintered by heating the substrate **401**, thereby forming a conductor layer **409** out of the metal particle layer **408** inside the via hole **407**.

[0077] Subsequently, as shown in Figure 4(e), the back surface portion of the substrate 401 (opposite to the portion where the via hole 407 is formed) is removed such that the conductor layer 409 is exposed, thereby thinning the substrate 401.

[0078] Finally, as shown in Figure 4(f), a metal electrode 410, made of gold, is deposited over the entire back surface of the substrate 401. As a result, the source electrode 403 is electrically connected to the metal electrode 410 by way of the conductor layer 409 filled in the via hole 407.

[0079] In the fourth embodiment, the steps of forming the via hole 407 in the substrate 401 and filling in the via hole 407 with the conductor layer 409 can be performed on the substrate 401 that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate 401 thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0080] In addition, no etching mask for forming the via hole 407 needs to be formed over the back surface of the substrate 401. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface is no longer necessary.

[0081] Moreover, the source electrode 403 can be connected to the metal electrode 410 by filling in the opening 403a of the source electrode 403 and the via hole 407 with the conductor layer 409. Thus, in the fourth embodiment, the interconnection layer 109, which is required in the first embodiment for connecting the source electrode 103 to the conductor layer 108, is not necessary. Accordingly, the process can be simplified as compared with the first embodiment.

[0082] Furthermore, in this embodiment, the metal particle layer 408 is formed by applying and then drying a suspension in which metal particles are turned into sol, and the conductor layer 409 is formed by sintering the metal particle layer 408. Thus, as compared with forming the conductor layer 409 by electroless plating technique, the conductor layer 409 can be formed in a shorter period of time and much more easily.

EMBODIMENT 5

[0083] Hereinafter, a method for fabricating an electronic device in the fifth embodiment will be described with reference to Figures 5(a) through 5(f) and Figures 6(a) through 6(c).

[0084] First, as shown in Figure 5(a), arsenic ions are selectively implanted into the principal surface portion of a substrate 501 made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer 502 having

a thickness of 0.2 μm . Thereafter, source/drain electrodes 503 and 504 in ohmic contact with the active layer 502 and a gate electrode 505 in Schottky contact with the active layer 502 are formed in the same way as in the first embodiment. In this manner, an FET including the active layer 502, the source electrode 503, the drain electrode 504 and the gate electrode 505 is obtained.

[0085] Next, as shown in Figure 5(b), an etching mask 506, having a cross-shaped opening 506a such as that shown in Figure 6(a) over a region where a via hole is to be formed and having a thickness of 20 μm , is formed over the principal surface of the substrate 501. One side of the cross-shaped opening 506a is 5 μm long. Then, the substrate 501 is etched using the etching mask 506, thereby forming a via hole 507 having a cross section in the shape of a cross, a depth of 200 μm and a bottom in the substrate 501. One side of the cross of the via hole 507 is 5 μm long.

[0086] Subsequently, as shown in Figure 5(c), a conductor layer 508, made of platinum, for example, is filled in the via hole 507 by electroless plating technique and then the etching mask 506 is removed.

[0087] Then, as shown in Figure 5(d), the source electrode 503 is connected to the conductor layer 508 in accordance with a known lithography technique and an interconnection layer 509 made of gold and having a thickness of 0.5 μm is formed.

[0088] Thereafter, as shown in Figure 5(e), the back surface portion of the substrate 501 (opposite to the portion where the via hole 507 is formed) is removed such that the conductor layer 508 is exposed, thereby thinning the substrate 501.

[0089] Finally, as shown in Figure 5(f), a metal electrode 510, made of gold, is deposited over the entire back surface of the substrate 501. As a result, the interconnection layer 509 connected to the source electrode 503 is electrically connected to the metal electrode 510 by way of the conductor layer 508 filled in the via hole 507.

[0090] In the fifth embodiment, the steps of forming the via hole 507 in the substrate 501 and filling in the via hole 507 with the conductor layer 508 can be performed on the substrate 501 that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate 501 thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0091] In addition, no etching mask for forming the via hole 507 needs to be formed over the back surface of the substrate 501. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface, is no longer necessary.

[0092] Moreover, since the cross section of the via hole 507 is in the shape of a cross, the surrounding area of the via hole 507 and the side area of the conductor layer

508 are larger as compared with the cases where the cross-sectional shape of the via hole 507 is square or circular. Thus, the contact area between the conductor layer 508 and the substrate 501 is larger. Accordingly, though the adhesion between the substrate 501 made of GaAs and the conductor layer 508 made of a metal is usually less satisfactory, the larger contact area between the conductor layer 508 and the substrate 501 increases the adhesion between the conductor layer 508 and the substrate 501, thereby making the conductor layer 508 less likely to peel off the substrate 501.

[0093] Also, since the cross-sectional area of the via hole 507 and thus the bottom area of the conductor layer 508 are larger, the electrical characteristics of the FET can be tested by connecting a tester electrode (e.g., a probe needle) to an exposed part of the conductor layer 508 on the back surface of the substrate 501. Accordingly, since the electrical characteristics of the electronic device, in which the conductor layer 508 has already been formed, can be tested before the metal electrode 510 is formed, the metal electrode 510 is not formed in vain for an electronic device having defective electrical characteristics.

[0094] The cross sectional shape of the opening 506a of the etching mask 506 for forming the via hole 507 does not have to be that of a cross. Alternatively, the opening 506a may be a star shape such as the opening 506b shown in Figure 6(b) or an L shape such as the opening 506c shown in Figure 6(c). That is to say, the via hole 507 may have any cross-sectional shape so long as at least one interior angle thereof is equal to or larger than 180 degrees.

[0095] Also, instead of forming the interconnection layer 509 connecting the source electrode 503 to the conductor layer 508, a cross-shaped opening may be formed in the source electrode 503 and then the conductor layer 508 may be filled in the opening of the source electrode 503 and the via hole 507 as in the second to fourth embodiments.

EMBODIMENT 6

[0096] Hereinafter, a method for fabricating an electronic device in the sixth embodiment will be described with reference to Figures 7(a) through 7(f).

[0097] First, as shown in Figure 7(a), arsenic ions are selectively implanted into the principal surface portion of a substrate 601 made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer 602 having a thickness of 0.2 μm . Thereafter, source/drain electrodes 603 and 604 in ohmic contact with the active layer 602 and a gate electrode 605 in Schottky contact with the active layer 602 are formed in the same way as in the first embodiment. In this manner, an FET including the active layer 602, the source electrode 603, the drain electrode 604 and the gate electrode 605 is obtained.

[0098] Next, as shown in Figure 7(b), an etching mask

606 having an opening 606a over a region where a via hole is to be formed and having a thickness of 20 μm is formed over the principal surface of the substrate 601. Then, the substrate 601 is etched using the etching mask 606, thereby forming a via hole 607 having a depth of 200 μm and a bottom in the substrate 601.

[0099] Then, as shown in Figure 7(c), a cylindrical conductor layer 608 (having a bottom), made of platinum, for example, and having a thickness of 0.5 μm , is formed over the sidewall and bottom portions of the via hole 607 by electron beam evaporation technique. And the etching mask 606 is removed.

[0100] Thereafter, as shown in Figure 7(d), the source electrode 603 is connected to the sidewall portion of the conductor layer 608 by a known lithography technique and an interconnection layer 609, made of gold and having a thickness of 0.5 μm , is formed.

[0101] Then, as shown in Figure 7(e), the back surface portion of the substrate 601 (opposite to the portion where the via hole 607 is formed) is removed such that the bottom portion of the conductor layer 608 is exposed, thereby thinning the substrate 601.

[0102] Finally, as shown in Figure 7(f), a metal electrode 610, made of gold, is deposited over the entire back surface of the substrate 601. As a result, the interconnection layer 609 connected to the source electrode 603 is electrically connected to the metal electrode 610 by way of the conductor layer 608 formed in the via hole 607.

[0103] In the sixth embodiment, the steps of forming the via hole 607 in the substrate 601 and forming the conductor layer 608 in the via hole 607 can be performed on the substrate 601 that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate 601 thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0104] In addition, no etching mask for forming the via hole 607 needs to be formed over the back surface of the substrate 601. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface is no longer necessary.

[0105] Furthermore, in this embodiment, the conductor layer 608 is formed on the sidewall and bottom portions of the via hole 607 by electron beam evaporation technique. Thus, as compared with forming the conductor layer 608 by electroless plating technique, the conductor layer 608 can be formed in a shorter period of time and much more easily.

[0106] Moreover, the conductor layer 608 has a bottom and the conductor layer 608 and the metal electrode 610 are connected to each other via the bottom of the conductor layer 608. Accordingly, the contact resistance between the conductor layer 608 and the metal electrode

610 is reduced.

[0107] The conductor layer 608 formed inside the via hole 607 may be formed in the shape of a shallow column with a recessed portion near the surface thereof, not a cylinder having a bottom.

EMBODIMENT 7

[0108] Hereinafter, a method for fabricating an electronic device in the seventh embodiment will be described with reference to Figures 8(a) through 8(e).

[0109] First, as shown in Figure 8(a), arsenic ions are selectively implanted into the principal surface portion of a substrate 701 made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer 702 having a thickness of 0.2 μm . Thereafter, source/drain electrodes 703 and 704 in ohmic contact with the active layer 702 and a gate electrode 705 in Schottky contact with the active layer 702 are formed in the same way as in the first embodiment. In this manner, an FET including the active layer 702, the source electrode 703, the drain electrode 704 and the gate electrode 705 is obtained.

[0110] In the seventh embodiment, the source electrode 703 is formed to extend in the direction away from the gate electrode 705 and has an opening 703a over a region where a via hole is to be formed, as in the second embodiment.

[0111] Next, as shown in Figure 8(b), an etching mask 706 having an opening 706a, which communicates with the opening 703a of the source electrode 703, and having a thickness of 20 μm is formed over the principal surface of the substrate 701. Then, the substrate 701 is etched using the etching mask 706, thereby forming a via hole 707 having a depth of 200 μm and a bottom and communicating with the opening 703a of the source electrode 703 in the substrate 701. One side of the via hole 707 is 20 μm long.

[0112] Then, as shown in Figure 8(c), a conductor layer 708 having a thickness of 0.5 μm is formed over the sidewall and bottom portions of the via hole 707 by electron beam evaporation technique or plating technique. And the etching mask 706 is removed.

[0113] Subsequently, as shown in Figure 8(d), the back surface portion of the substrate 701 (opposite to the portion where the via hole 707 is formed) is removed such that the bottom portion of the conductor layer 708 is removed and the sidewall portion thereof is exposed, thereby thinning the substrate 701.

[0114] Finally, as shown in Figure 8(e), a metal electrode 709, made of gold, is deposited over the entire back surface of the substrate 701. As a result, the source electrode 703 is electrically connected to the metal electrode 709 by way of the cylindrical conductor layer 708 formed in the via hole 707.

[0115] In the seventh embodiment, the steps of forming the via hole 707 in the substrate 701 and forming the conductor layer 708 in the via hole 707 can be performed

on the substrate 701 that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate from cracking while the substrate 701 thinned is transported to perform the steps of forming the via hole and the conductor layer. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0116] In addition, no etching mask for forming the via hole 707 needs to be formed over the back surface of the substrate 701. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface is no longer necessary.

[0117] Moreover, the source electrode 703 can be connected to the metal electrode 709 by forming the conductor layer 708 in the opening 703a of the source electrode 703 and in the via hole 707. Thus, in the third embodiment, the interconnection layer 109, which is required in the first embodiment for connecting the source electrode 103 to the conductor layer 108, is not necessary. Accordingly, the process can be simplified as compared with the first embodiment.

[0118] Furthermore, the conductor layer 708 is cylindrical and does not fill in the via hole 707. Thus, the time required to form the conductor layer 708 can be shortened.

EMBODIMENT 8

[0119] Hereinafter, a method for fabricating an electronic device in the eighth embodiment will be described with reference to Figures 9(a) through 9(c), Figures 10(a) through 10(c) and Figures 11(a) and 11(b).

[0120] First, as shown in Figure 9(a), arsenic ions are selectively implanted into the principal surface portion of a substrate 801 made of GaAs and having a thickness of 150 μm . Then, heat treatment is conducted to activate the impurity, thereby forming an active layer 802 having a thickness of 0.2 μm . Thereafter, source/drain electrodes 803 and 804 in ohmic contact with the active layer 802 and a gate electrode 805 in Schottky contact with the active layer 802 are formed in the same way as in the first embodiment. In this manner, an FET including the active layer 802, the source electrode 803, the drain electrode 804 and the gate electrode 805 is obtained. Then, a first plating undercoat layer 806 is evaporated over the entire surface of the substrate 801 by evaporation or sputtering technique.

[0121] Next, as shown in Figure 9(b), an insulator film 807 made of silicon dioxide (SiO_2) is deposited over the entire surface of the first plating undercoat layer 806. Thereafter, first and second openings 807a and 807b are formed in respective regions of the insulator film 807 where source-side and drain-side extended interconnections are to be formed. That is to say, these openings 807a and 807b are formed on the left hand side of the

source electrode **803** opposite to the gate electrode **805** and on the right hand side of the drain electrode **804** opposite to the gate electrode **805**, respectively.

[0122] Next, as shown in Figure 9(c), an etching mask **808**, having an opening **808a** over a region where a via hole is to be formed, is formed over the principal surface of the substrate **801** as well as over the insulator film **807**. Then, the first plating undercoat layer **806** and the substrate **801** are etched using the etching mask **808**, thereby forming a via hole **809** having a depth of 200 μm and a bottom in the substrate **801**. One side of the via hole **809** is 20 μm long.

[0123] Subsequently, as shown in Figure 10(a), a second plating undercoat layer **810** is formed by evaporation or sputtering technique over the entire surface of the etching mask **808** as well as the inside of the via hole **809**.

[0124] Thereafter, as shown in Figure 10(b), the etching mask **808** is lifted off, thereby leaving the second plating undercoat layer **810** only on the wall and bottom portions of the via hole **809**. Then, using the insulator film **807** as a masking member, a metal plating layer is formed over the first and second plating undercoat layers **806** and **810** as well as the inside of the via hole **809**, thereby forming source-side and drain-side extended interconnections **811A** and **811B** out of the metal plating layer. In this case, the source-side extended interconnection **811A** is formed over the sidewall and bottom portions of the via hole **809** and an upper surface region of the substrate **801**, while the drain-side extended interconnection **811B** is formed over another upper surface region of the substrate **801**.

[0125] Next, as shown in Figure 10(c), the back surface portion of the substrate **801** (opposite to the portion where the via hole **809** is formed) is removed such that the bottoms of the source-side extended interconnection **811A** and the second plating undercoat layer **810** are removed and the sidewall portions of the interconnection **811A** and the undercoat layer **810** are exposed, thereby thinning the substrate **801**.

[0126] Finally, as shown in Figure 11(a), a metal electrode **812**, made of gold, is deposited over the entire back surface of the substrate **801**. As a result, as shown in Figures 11(a) and 11(b), the source electrode **803** is electrically connected to the metal electrode **812** by way of the source-side extended interconnection **811A** formed over the upper surface region of the substrate **801** and the inside of the via hole **809**.

[0127] In the eighth embodiment, the steps of forming the via hole **809** in the substrate **801** and forming the source-side and drain-side extended interconnections **811A** and **811B** can be performed on the substrate **801** that has not been thinned yet and thus still retains a sufficient mechanical strength. Accordingly, it is possible to prevent the substrate **801** from cracking while the substrate **801** thinned is transported to perform the steps of forming the via hole and the interconnections. As a result, the production yield of the electronic device can be increased as compared with a conventional method.

[0128] In addition, no etching mask for forming the via hole **809** needs to be formed over the back surface of the substrate **801**. Thus, a complicated alignment step using a special aligner for aligning the position of an opening of an etching mask on the back surface with the position of the interconnection layer on the principal surface is no longer necessary.

[0129] Moreover, the source-side and drain-side extended interconnections **811A** and **811B** are formed out of the metal plating layer by plating technique using the insulator film **807** as a masking member. Thus, the source-side extended interconnection **811A** connecting the source electrode **803** to the metal electrode **812** and the drain-side extended interconnection **811B** connected to the drain electrode **804** can be formed during a single plating process step. As a result, the number of required process steps can be considerably reduced.

[0130] Furthermore, since the source-side and drain-side extended interconnections **811A** and **811B** are formed on the principal surface of the substrate **801**, the electrical characteristics of the FET can be tested by connecting a tester electrode to the respective parts of the source-side and drain-side extended interconnections **811A** and **811B** formed on the principal surface of the substrate **801**. Accordingly, the electrical characteristics of the electronic device, in which the via hole **809** has already been formed, can be performed on the substrate **801** that has not been thinned yet and thus still retains a sufficient mechanical strength. Moreover, the substrate of an electronic device having defective electrical characteristics is not thinned in vain.

[0131] In the eighth embodiment, the source-side extended interconnection **811A** is cylindrical inside the via hole **809**. Alternatively, the interconnection **811A** may fill in the via hole **809**.

[0132] In the foregoing first to eighth embodiments, any appropriate material that is not eroded owing to etching, e.g., photoresist, may be used as a material for the etching mask.

[0133] The conductor layer connecting the source electrode formed on the principal surface of the substrate to the metal electrode formed on the back surface thereof may be made of a conductive metal oxide such as iridium oxide or a conductive metal nitride such as titanium nitride. Alternatively, the conductor layer may have a multilayer structure in which a plurality of layers made of these oxides and nitrides are stacked.

[0134] In the foregoing embodiments, the substrate is made of GaAs. Alternatively, the substrate may be a substrate made of any other Group III-V compound semiconductor such as indium phosphide (InP), a silicon substrate, an insulating substrate made of sapphire or the like, or an amorphous substrate such as a glass substrate. Also, a substrate including any other device such as a semiconductor laser device, not the FET, may be used.

[0135] The substrate may be thinned by polishing, etching or the like.

Claims

1. A method for fabricating an electronic device, comprising the steps of:

a) forming an electrode layer (803) on the principal surface of a substrate (801);
 b) forming a via hole (809) in the principal surface of said substrate (801), the via hole having a bottom, this step comprising forming a first plating undercoat layer (806) over the entire principal surface of the substrate (801), depositing an insulator film (807) over the first plating undercoat layer (806), the insulator film (807) having an opening (807a) over a region where a via hole (809) is to be formed, a surrounding region thereof and at least part of the electrode layer (803),

forming an etching mask (808) over the first plating undercoat layer (806) and the insulator film (807), the etching mask (808) having an opening (808a) over the region where the via hole (809) is to be formed,

forming the via hole (809) having a bottom through the first plating undercoat layer (806) and in the substrate (801) by etching the substrate (801) using the etching mask (808);

c) forming a conductor layer at least over a side-wall of the via hole, this step comprising:

forming a second plating undercoat layer (810) over the etching mask (808) as well as over the inside of the via hole (809), leaving the second plating undercoat layer (810) inside the via hole (809) by lifting off the second plating undercoat layer (810) and the etching mask (808), forming a metal layer (811A) to cover the opening (807a) of the insulator film (807) as well as the inside of the via hole (809) by plating the first and second plating undercoat layers (806, 810) with a metal using the insulator film (807) as a mask; and

d) thinning the substrate by removing a portion of the substrate such that the conductor layer is exposed, the portion of the substrate being opposite to another portion of the substrate in which the via hole is formed.

2. The method of claim 1, wherein the step of forming a metal layer (811A) comprises the step of forming the metal layer in such a shape as including a side-wall portion and a bottom portion and having a recess at the center thereof, and wherein step d) comprises the step of removing the portion of the substrate opposite to the portion

of the substrate in which the via hole is formed such that the bottom portion of the metal layer is left.

3. The method of claim 1 or 2, comprising the step, prior to step d):

connecting a tester electrode to the metal layer for testing electrical characteristics of the electronic device.

4. The method of one of the claims 1 - 3, wherein the step of forming an electrode layer comprises the step of forming a field effect transistor (FET).

Patentansprüche

1. Verfahren zum Herstellen einer elektronischen Vorrichtung, das die folgenden Schritte umfasst:

a) Ausbilden einer Elektroden-schicht (803) auf der Hauptfläche eines Substrats (801);
 b) Ausbilden eines Kontaktlochs (809) in der Hauptfläche des Substrats (801), wobei das Kontaktloch einen Boden hat und dieser Schritt umfasst:

Ausbilden einer ersten Plattierungs-Unterschicht (806) über der gesamten Hauptfläche des Substrats (801),
 Abscheiden eines Isolatorfilms (807) über der ersten Plattierungs-Unterschicht (806), wobei der Isolatorfilm (807) eine Öffnung (807a) über einem Bereich, in dem ein Kontaktloch (809) ausgebildet werden soll, einem umgebenden Bereich desselben und wenigstens einem Teil der Elektroden-schicht (803) aufweist,

Ausbilden einer Ätzmaske (808) über der ersten Plattierungs-Unterschicht (806) und dem Isolatorfilm (807), wobei die Ätzmaske (808) eine Öffnung (808a) über dem Bereich aufweist, in dem das Kontaktloch (809) ausgebildet werden soll,

Ausbilden des Kontaktlochs (809), das einen Boden hat, durch die erste Plattierungs-Unterschicht (806) hindurch und in dem Substrat (801) durch Ätzen des Substrats (801) unter Verwendung der Ätzmaske (808);

c) Ausbilden einer Leiterschicht wenigstens über einer Seitenwand des Kontaktlochs, wobei dieser Schritt umfasst:

Ausbilden einer zweiten Plattierungs-Unterschicht (810) über der Ätzmaske (808) sowie über der Innenseite des Kontaktlochs

- (809),
 Belassen der zweiten Plattierungs-Unterschicht (810) im Inneren des Kontaktlochs (809) durch Abheben der zweiten Plattierungs-Unterschicht (810) und der Ätzmaste (808), 5
 Ausbilden einer Metallschicht (811a) zum Abdecken der Öffnung (807a) des Isolatorfilms (807) sowie der Innenseite des Kontaktlochs (809) durch Plattieren der ersten 10
 und der zweiten Plattierungs-Unterschicht (806, 810) mit einem Metall unter Verwendung des Isolatorfilms (807) als eine Maske; und 15
- d) Verdünnen des Substrats durch Entfernen eines Teils des Substrats, so dass die Leerschicht freigelegt wird, wobei der Teil des Substrats einem anderen Teil des Substrats gegenüberliegt, in dem das Kontaktloch ausgebildet ist. 20
2. Verfahren nach Anspruch 1, wobei der Schritt des Ausbildens einer Metallschicht (811a) den Schritt des Ausbildens der Metallschicht in einer Form umfasst, die einen Seitenwandabschnitt sowie einen Bodenabschnitt enthält und eine Vertiefung in ihrer Mitte aufweist, 25
 und wobei Schritt d) den Schritt des Entferns des Teils des Substrats gegenüber dem Teils des Substrats umfasst, in dem das Durchgangsloch ausgebildet ist, so dass der Bodenabschnitt der Metallschicht zurückbleibt. 30
3. Verfahren nach Anspruch 1 oder 2, das vor Schritt d) den folgenden Schritt umfasst: 35
 Verbinden einer Prüfelektrode mit der Metallschicht, um elektrische Eigenschaften der elektronischen Vorrichtung zu prüfen. 40
4. Verfahren nach einem der Ansprüche 1-3, wobei der Schritt des Ausbildens einer Elektrodenschicht den Schritt des Ausbildens eines Feldeffekttransistors (FET) umfasst. 45
- la formation d'une première sous-couche de placage (806) sur la totalité de la surface principale du substrat (801),
 le dépôt d'un film d'isolant (807) par-dessus la première sous-couche de placage (806), le film d'isolant (807) ayant une ouverture (807a) par-dessus une région dans laquelle un trou traversant (809) est destiné à être formé, une région entourant celle-ci et au moins une partie de la couche d'électrode (803),
 la formation d'un masque de gravure (808) par-dessus la première sous-couche de placage (806) et le film d'isolant (807), le masque de gravure (808) ayant une ouverture (808a) par-dessus la région dans laquelle le trou traversant (809) est destiné à être formé,
 la formation du trou traversant (809) ayant un fond à travers la première sous-couche de placage (806) et dans le substrat (801) par gravure du substrat (801) en utilisant le masque de gravure (808) ;
 c) la formation d'une couche de conducteur au moins par-dessus une paroi latérale du trou traversant, cette étape comprenant :
 la formation d'une deuxième sous-couche de placage (810) par-dessus le masque de gravure (808) ainsi que par-dessus l'intérieur du trou traversant (809),
 le maintien de la deuxième sous-couche de placage (810) à l'intérieur du trou traversant (809) en soulevant la deuxième sous-couche de placage (810) et le masque de gravure (808),
 la formation d'une couche de métal (811A) pour recouvrir l'ouverture (807a) du film d'isolant (807) ainsi que l'intérieur du trou traversant (809) par placage de la première et de la deuxième sous-couches de placage (806, 810) avec un métal en utilisant le film d'isolant (807) comme un masque ; et
 d) l'amincissement du substrat en enlevant une partie du substrat de façon à ce que la couche de conducteur soit exposée, la partie du substrat étant opposée à une autre partie du substrat dans laquelle le trou traversant est formé.

Revendications

1. Procédé de fabrication d'un dispositif électronique, comprenant les étapes de : 50
 a) formation d'une couche d'électrode (803) sur la surface principale d'un substrat (801) ;
 b) formation d'un trou traversant (809) dans la surface principale dudit substrat (801), le trou traversant ayant un fond, cette étape comprenant 55
 2. Procédé selon la revendication 1, dans lequel l'étape de formation d'une couche de métal (811A) comprend l'étape de formation de la couche de métal à une forme telle qu'elle inclut une partie de paroi latérale et une partie de fond et a un renforcement au centre de celle-ci,
 et dans lequel l'étape d) comprend l'étape d'enlèvement de la partie du substrat opposée à la partie du substrat dans laquelle le trou traversant est formé de façon à ce que la partie de fond de la couche de

métal soit maintenue.

3. Procédé selon la revendication 1 ou 2, comprenant l'étape, avant l'étape d) :

5

de connexion d'une électrode de testeur à la couche de métal pour tester les caractéristiques électriques du dispositif électronique.

4. Procédé selon l'une des revendications 1 à 3, dans lequel l'étape de formation d'une couche d'électrode comprend l'étape de formation d'un transistor à effet de champ (FET).

10

15

20

25

30







35







40

45

50

55













Fig. 4(a)




Fig. 4(b)




Fig. 4(c)




Fig. 4(d)




Fig. 4(e)





Fig. 4(f)











Fig. 6(a)




Fig. 6(b)











Fig. 6(c)












Fig. 9(a)




Fig. 9(b)




Fig. 9(c)




Fig. 10(a)




Fig. 10(b)




Fig. 10(c)




Fig. 11(a)




Fig. 11(b)




Fig. 12(a)
Prior Art




Fig. 12(b)
Prior Art




Fig. 12(c)
Prior Art





Fig. 12(d)
Prior Art



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 6005880 A [0005] [0006]
- EP 0693778 A [0012]
- US 5488253 A [0012]
- US 5646067 A [0012]